ISSN: 2454-9940



INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

E-Mail : editor.ijasem@gmail.com editor@ijasem.org





DESIGN AND ANALYSIS OF 8-BIT MULTIPLIER FOR LOW POWER VLSI APPLICATIONS

Mrs. L. GAVIRAMMA¹ , S.V.SRI LAKSHMI² , G. RISHIKA³ , B. MANOHAR⁴ , B. SADHVIKA⁵ , K. DIMPLE⁶

¹Assistant Professor, Dept.of ECE, PRAGATI ENGINEERING COLLEGE

²³⁴⁵⁶UG Students, Dept. of ECE, PRAGATI ENGINEERING COLLEGE

ABSTRACT

The multiplier stands as a fundamental component within the multiply and accumulate (MAC) unit, particularly prevalent in digital signal processing (DSP) applications. Traditionally, multiplication involves repeated addition, leading to extensive use of full adders (FAs) in the process. The energy efficiency of the multiplier is gauged by power delay per bit operation. Consequently, the efficiency of the multiplier hinges significantly on the role played by the full adder.

In this project conducts a comprehensive study, design, implementation and simulation of an 8-bit additive multiply module (AMM), employing diverse full adder circuit architectures. The designed AMM is then compared with traditional Wallace/Dadda tree multipliers across various design metrics. For the purpose of comparison, all multipliers are described using RTL codes, and the designs are simulated and verified using EDA tools.

INTRODUCTION

The fundamental blocks of multiply and accumulate circuits (MACs), namely the FA and multiplier circuits (FMCs), play a pivotal role in determining the overall performance of Digital Signal Processing (DSP) systems. These FMCs typically consume a substantial amount of power in any DSP-based system, necessitating the optimization of their performance for specific applications. In today's rapidly expanding realm of soft computing and digital technology, there is a burgeoning demand for power-efficient handheld devices. These devices, predominantly battery-operated, are tasked with processing computationally intensive operations.



A multitude of portable electronic devices, including cellular phones, iPods, laptops, and contemporary Internet of Things (IoT) devices, necessitate low power consumption without compromising performance. Among the components contributing to power consumption in microprocessor Arithmetic Logic Units (ALUs), the multiplier stands out as a significant consumer. Lowering a device's power consumption can be addressed at various design levels, spanning logic, circuit, gate, and transistor levels. Accelerating partial product accumulation is imperative for enhancing multiplication speed, thereby improving overall system performance.

LITERATURE SURVEY

1."Low Power Multiplier Design Using Modified Full Adder" by Kumar et al. (2015) This paper introduces a low-power multiplier design using a modified full adder structure. By optimizing the adder architecture, the proposed multiplier achieves significant power savings without compromising performance.

2. "Energy-Efficient Design of Approximate Multipliers for Error-Tolerant Applications" by Zhang et al. (2017) Zhang et al. propose an energy-efficient design methodology for approximate multipliers targeting error-tolerant applications. The study explores various approximation techniques and trade-offs between accuracy and power consumption.

3. "Low Power and Area Efficient 8×8-Bit Parallel Multiplier Design Using Hybrid CMOS and Adiabatic Logic" by Anand et al. (2018) Anand et al. present a novel approach to designing low-power and area-efficient 8×8-bit parallel multipliers by integrating hybrid CMOS and adiabatic logic techniques.

4. "Design of Low Power 8-Bit Multiplier Using Efficient Carry Select Adder and Multiplexer Based on MTCMOS Technique" by Reddy et al. (2019) Reddy et al. propose a novel 8-bit multiplier design strategy utilizing an efficient carry select adder and multiplexer based on the Multi-Threshold CMOS (MTCMOS) technique. By leveraging the advantages of MTCMOS for dynamic power management, the proposed multiplier achieves substantial reductions in power consumption while meeting performance requirements.



PROPOSED METHODOLOGY

Proposed Multiplication Using Amm (Additive Multiply Module)

The Additive Multiply Module (AMM) is a computational unit used in digital signal processing and arithmetic operations. It combines addition and multiplication operations within a unified framework to efficiently compute products of two numbers. In the AMM, the multiplicand and multiplier are divided into segments, and each segment is multiplied independently. The partial products obtained from these multiplications are then added together to yield the final product.

This modular approach reduces the critical path delay and improves performance compared to conventional multiplier designs. Additionally, the AMM architecture is well-suited for low power VLSI applications due to its reduced switching activity and power consumption. By leveraging parallel processing and optimized algorithms, the AMM achieves high-speed multiplication while maintaining energy efficiency.



Figure.1 Block diagram of binary 8×8 AMM



www.ijsem.org

Vol 18, Issuse.1 March 2024

SIMULATION & SYNTHESIS RESULTS

lave - Default																																		
· 🗃 🖬 🛸 🚳 🗴	BB221	0-4	M B					4	113	a	±	-B- 1	8-43		-	00	1001	3	• •		11	B >	2	: 1± -	Γł.	25	£							
- +E - 3- Search:		-1	(b <i>il</i>),	10	E		110	1.1		9	6 51	. * 4	-		100	ps 🛊	EL E	1 1		1 20	1	5 6	9.0		The last		_							
	Misqs		-							1.1										-	-	14							_					
👌 reset	0																																	
1.P	134	134			_																										_			
≥ 1_M	101)86	187)88)89)90	91	192)93)94	95)96) <u>9</u> 7	196)99	1100	1101)102	1103	I104	105	1106	1107	1108	1109	J110	1111	1112	I113	J114	1115	ľ116	1117	I118
O_PRODUCT	13534	J115	J116.)119)124)129]134.		.)136.	.)(<u>139</u>				l143		1146		J148)154			
dk	0																																	
count	34405	J343	1343															.1344.	.1344						1344		1344							
goiden_result	13534	J115															135	J136.	.,1138.						.1146		.114B							
difference	0	0	101010				- 014	10123		medicite.		miglizes.	- Aller				most a	10000	weed.				mac.						(Reds)			maine.		
and a second			_		_					_			_	_	_				_	_	_			_	_		_	_					_	_
) m	101	196	87	189	199)90) 91	192)63	94	995	96)q7)QR) 99	1100	1101	Y102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1112	1114	1115	1116	1117	1118
	134	134			~		-			_	-														-		-							
	13534	Jus.	J116				. lizi)124								1135	.)135.	.X133				1143		1146		114B		100				. 1156.	
> mi)6	17)a) <u>o</u>)10	111	112)13	(14	115)a)1	12	3	14)5	X6	72	8	20	110)11)12	113	114	115	lù l	11	12)a	4	5	6
mh	6	5										16																4						
p 1	2	2																											_					
p 2		1																												_				
p 3	0	0	-				_						_						_		_						_							
p4	2	2	14.4	Vera	1.0	Vee	Inc	Varia	Vinc	Van	1000	16	Va	¥.	-	6	100	Vera	V	Test	100	Texa	Van	Var	100	No.o	1	16	10	T.	14	10	7.0	100
mp1	10	10	114	116	118	120	- 422	124	120	128	لەر	112	12	4	-0	-16	-110	/12	114	110	118	420	122	124	126	128	130	114	× -	м	-10	12	40	112
mino a	16	10	110	120	121	122	Ъ4	154	127	i'aa	100	102	Y.	15	14	12	79	Vo.	Yto.	113	Tra	Tie	Tie	Ĭ10	110	754	122	10	36	Te e	112	114	Tee	117
mho2	q	la la	110	140	141	162.0	161	1410	147		-00	la la	- 14		-11-	~	-14	12	110	116	11.5	140	Ito		14.2	121	1000	Ito.	-		144	A24	1410	In
🖕 mlp3	5	õ		71			b			Ĭ3		14			5			16		17			18			19		110		_	111			112
mhp3	2	iê 👘										_																						
🐓 mip4	19	120	22	24	26	28	190	32	34	136	138	10)11	J13	115	117]19)21)23	25	127	129	322)34	136	138	40	110	112	- I14	X16	118	120	23
🖕 mhe4	13	11						112				112				J13							14					114)15			
		_	_		_	_		_		_			_	_	_	_			-		_	_	_	-	_	_	_		_		_	_		-
Mane	655375000 ps					10000						000				-	100									1.1.1.1.000								

Figure.2 Simulation Results of 8-bit Multiplier using AMM



Figure.3 Schematic Diagram of 8-bit Multiplier



Figure.4 Schematic Diagram of AMM (Additive Multiply Module)

ISSN2454-9940

www.ijsem.org

Vol 18, Issuse.1 March 2024





Figure.5 RCA (Ripple Carry Adder)



Figure.7 XOR Mux Full Adder

Figure.6 Generic Full Adder

carry s

AMM_4_2_MH_P



Figure.8 XNOR Mux Full Adder



Figure.9 XOR/XNOR Mux Full Adder

Area Report Multiplier Generic

+ Site Type	+ Used	Fixed	Available	++ Util%
+	+			++
LUT as Logic	110	0	303600 303600	0.04
LUT as Memory	0	0	130800	0.00
Slice Registers Register as Flip Flop	0	0	607200 607200	0.00
Register as Latch	0	0	607200	0.00
F7 Muxes F8 Muxes	0	0	75900	0.00
, +	++			+4

Ref Name	Used	Functional Category
 LUT6	80	LUT
LUT5	19	LUT
OBUF	16	10
IBUF	16	10
LUT2	14	LUT
LUT4	10	LUT
LUT3	8	LUT

Area Report Multiplier XNOR



www.ijsem.org

Vol 18, Issuse.1 March 2024

+	+	++		++
Site Type	Used	Fixed	Available	Uti1%
+	+	++	+	++
Slice LUTs*	105	0	303600	0.03
LUT as Logic	105	0	303600	0.03
LUT as Memory	0	0	130800	0.00
Slice Registers	0	0	607200	0.00
Register as Flip Flop	0	0	607200	0.00
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00
+	+	++	+	++

Ref Name	Used	Functional Category
LUT6 LUT4 LUT5 OBUF IBUF LUT2 LUT3	67 30 20 16 16 12 2	LUT LUT LUT IO LUT LUT

Area Report Multiplier XOR

+	+	++		++
Site Type	Used	Fixed	Available	Util%
+	+	+		++
Slice LUTs*	105	0	303600	0.03
LUT as Logic	105	0	303600	0.03
LUT as Memory	0	0	130800	0.00
Slice Registers	0	0	607200	0.00
Register as Flip Flop	0	0	607200	0.00
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00
+	<u> </u>			++

Area Report Multiplier XNOR-XOR

+	+	+		+
Site Type	Used	Fixed	Available	Uti1%
Slice LUTs*	105	0	303600	0.03
LUT as Logic	105	0	303600	0.03
LUT as Memory	0	0	130800	0.00
Slice Registers	0	0	607200	0.00
Register as Flip Flop	0	0	607200	0.00
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00

ADVANTAGES

- Enhanced Power Efficiency
- Optimized Architectural Design
- Streamlined Multiplication Process
- integration of Advanced Power Optimization Techniques

APPLICATIONS

Mobile Devices: Integration into smartphones, tablets, and smartwatches to enhance battery life and overall energy efficiency.

IoT Devices: Utilization in Internet of Things (IoT) devices such as sensors, actuators, and smart home appliances to prolong battery life and reduce power consumption.

LUT6 67 UT LUT4 30 UT LUT5 20 UT 0BUF 16 J0	Ref Name	Used	Functional Category
180F 16 10 LUT2 12 LUT LUT3 2 LUT	LUT6 LUT4 LUT5 OBUF IBUF LUT2 LUT3	67 30 20 16 16 12 2	LUT LUT LUT IO IO LUT LUT

Ref Name	+ Used	Functional Category
+	+	+
LUI6	67	
LUT4	30	LUT
LUT5	20	LUT
OBUF	16	IO I
IBUF	16	IO I
LUT2	12	LUT
LUT3	2	LUT
+	+4	+



Wearable Electronics: Incorporation into wearable devices like fitness trackers, health monitors, and augmented reality glasses for efficient data processing and extended battery runtime.

Portable Electronics: Integration into portable electronics such as handheld gaming consoles, digital cameras, and portable media players for power-efficient arithmetic operations.

Wireless Sensor Networks (WSNs): Incorporation into WSN nodes for efficient data processing, sensor fusion, and communication tasks, enabling long-term operation in remote and energy-constrained environments.

CONCLUSION

In conclusion, the project entailed the design and analysis of 8×8-bit multipliers employing Additive Multiply Module (AMM) architectures. Using Verilog RTL codes based on a generic Full Adder (FA) architecture, the multipliers were simulated and verified for functionality across various input data combinations. Additionally, the designs underwent synthesis for FPGA.

To further explore power efficiency, the multipliers were implemented with different FA architectures including XOR-Mux, XNOR-Mux, and XOR/XNOR-Mux. Comparative analysis was performed for FA architectures and conclude that AMM multiplier consumes less power compared to WTM and DTM, rendering it suitable for various low-power VLSI applications

FUTURE SCOPE

The future scope of this project involves exploring optimal formulas for partitioning Trunc signals to enhance performance. Further investigation will delve into analyzing various partition methods to establish clearer correlations between hardware costs, accuracy, and power consumption through concrete or mathematical expressions. Notably, our current study highlights the need for tailored Trunc signals across different networks or convolutional layers to achieve satisfactory outcomes with the proposed adjustable approximate multiplier. Future efforts will prioritize addressing this aspect to advance the effectiveness of the methodology.



REFERENCES

1.Nitin Krishna V, "Performance Analysis of MAC Unit using Booth, Wallace Tree, Array and Vedic multipliers," International Journal of Engineering Research and Technology, Vol. 09, Issue 09,Sept. 2020.

2. C. V. Gowdar, M. C. Parameshwara and S. Sonoli, "Approximate Full Adders for Multimedia Processing Applications," 2020 IEEE International Conference for Innovation in Technology (INOCON), 2020, pp. 1-4

3. Parameshwara, M.C., "Approximate full adders for energy efficient image processing applications" Journal of Circuits, Systems and Computers, vol. 30, issue 13, pp.1-17, Oct. 2021.

4. Jain, S. Bansal, S. Khan, S. Akhter and S. Chaturvedi, "Implementation of an Efficient N×N Multiplier Based on Vedic Mathematics and Booth-Wallace Tree Multiplier" 2019 International Conference on Power Electronics, Control and Automation (ICPECA), 2019, pp. 1-5.

5. Parameshwara, M.C., Nagabushanam, M. "Novel low quantum cost reversible logic based full adders for DSP applications. "International Journal of Information Technology. 2021, vol. 13, pp.1755–1761.

6. P. Yadav, A. Pandey, M. R. K., R. P. K.J., V. M.H. and N. K.Y.B., "Low Power Approximate Multipliers with Truncated Carry Propagation for LSBs," 2018 IEEE 61stInternational Midwest Symposium on Circuits and Systems (MWSCAS), pp. 500-503, 2018.