



**ISSN: 2454-9940**



**INTERNATIONAL JOURNAL OF APPLIED  
SCIENCE ENGINEERING AND MANAGEMENT**

**E-Mail :**  
**editor.ijasem@gmail.com**  
**editor@ijasem.org**

**[www.ijasem.org](http://www.ijasem.org)**

# A NOVEL POWER DROOP REDUCTION APPROACH FOR SEQUENTIAL CIRCUIT SPEED TESTING WITH SCAN-BASED LBIST USING LOC SCHEME

**Mr.Chunchu Rajkumar<sup>1</sup>, B.Priyanka<sup>2</sup>**

*1 Assistant Professor, Department of ECE, Malla Reddy College of Engineering for Women.,  
Maisammaguda., Medchal., TS, India*

*2, B.Tech ECE (19RG1A0407),  
Malla Reddy College of Engineering for Women., Maisammaguda., Medchal., TS, India*

## ABSTRACT:

The age of critical power hang (PD) amid at-speed test performed by Logic Built-In Self Test (LBIST) is a genuine worry for present day ICs. Truth be told, the PD started amid test may postpone flag advances of the circuit under test (CUT): an impact that might be incorrectly perceived as defer deficiencies, with resulting wrong age of test comes up short and increment in yield misfortune. In this paper, we propose a novel versatile way to deal with lessen the PD amid at-speed trial of consecutive circuits with output put together LBIST utilizing the dispatch with respect to catch conspire. This is accomplished by diminishing the action factor of the CUT, by appropriate alteration of the test vectors created by the LBIST of consecutive ICs. Our adaptable arrangement enables us to diminish PD to an esteem like that happening amid the CUT in field activity, without expanding the

quantity of test vectors required to accomplish target issue inclusion (FC). We present an equipment execution of our methodology that requires restricted territory overhead. At long last, we demonstrate that, contrasted and ongoing elective arrangements giving a comparative PD decrease, our methodology empowers a huge decrease of the quantity of test vectors (by over half), along these lines the test time, to accomplish an objective FC. The proposed engineering of this paper investigation the rationale size, territory and power utilization utilizing Xilinx 14.2.

## INTRODUCTION:

At-speed trial of rationale squares is these days as often as possible performed utilizing Logic BIST (LBIST), which cantake the type of either combinational LBIST or sweep basedLBIST, contingent upon whether the CUT is a combinationalcircuit or a consecutive one with output. In caseof filter based LBIST, two essential

catch timing schemes exist: 1) the dispatch on-move (LOS) plot and 2) the dispatch on-catch (LOC) conspire. In LOS schemes, test vectors are connected to the CUT at the last clock (CK) of the move stage, and the CUT reaction is tested on the scan chains at the following capture CK. In the LOC scheme, instead, test vectors are first stacked into the output chains during the move stage; at that point, in a following catch stage, they are first connected to the CUT at a dispatch CK, and the CUT response is caught on the sweep chains in a following catch CK. In this paper, we consider the instance of consecutive CUTs with check based LBIST embracing a LOC plot, which is every now and again received for elite microprocessors. They experience the ill effects of the PD issues examined above, especially during the catch stage, because of the high AF of the CUT induced by the connected test designs.

We consider the traditional sweep based LBIST (Conv LBIST) engineering appeared in Fig. 1. The state flip-flops (FFs) of the CUT are examine FFs, organized into many filter chains (s check chains in Fig. 1). The pseudorandom design generator is actualized by a LFSR. The PS, which diminishes the correlation among the test vectors connected to adjoining examine chains, is made out of a XOR network growing the number of outputs of the LFSR to coordinate the quantity of sweep chains. The PS provides for its output the current LFSR yield setup, together with future/past designs at each move CK.

The Space Compactor compacts the yields of these output chains to coordinate the quantity of contributions of the Multiple-Input Signature Register (MISR). The MISR, the test response analyzer, and the BIST Controller are equivalent to in combinational output based LBIST.

Concerning the sweep FFs, our methodology requires that, during shift stages, they keep up the last test vector connected to the CUT at their yields. This is ensured by the sweep FF, which is much of the time utilized in microprocessors, and considered here as a critical precedent. Be that as it may, this can likewise be accomplished with other diverse output FFs. The internal structure of this FF is appeared in Fig. 2. It comprises of two sub squares, in particular, the output segment and the system portion, each comprising of an ace slave FF made of two locks (Latches LA and LB for the sweep partition, and latches PH2 and PH1 for the framework divide). The latches have two timekeepers, and test one out of two information lines, depending on which clock is dynamic. The timing plan embraced to actualize a LOC strategy is additionally announced in Fig. 2. It comprises of a move stage [scan enable (SE=1)] and a catch stage (SE=0). Amid the shift stage, another test vector is stacked in the sweep chains after  $n$  move CKs, where  $n$  is the quantity of output FFs of the longest sweep chain. At each move CK, another piece of the test vector present at the scan\_in of hook LA is moved to the scan\_out of lock LB.

## RELATE WORK:

Concerning the range FFs, our technique requires that, during shift stages, they keep up the last test vector associated to the CUT at their yields. This is guaranteed by the breadth FF, which is a great part of the time used in microprocessors, and considered here as a basic point of reference. In any case, this can similarly be cultivated with other various yield FFs. The internal structure of this FF is showed up in Fig. 2. It involves two sub squares, specifically, the yield fragment and the system portion, each containing a pro slave FF made of two locks (Latches LA and LB for the compass parcel, and latches PH2 and PH1 for the structure isolate). The latches have two timekeepers, and test one out of two data lines, depending on which clock is dynamic. The planning plan grasped to realize a LOC strategy is moreover declared in Fig. 2. It involves a move organize [scan enable (SE=1)] and a catch arrange (SE=0). In the midst of the shift organize, another test vector is stacked in the range chain after  $n$  move CKs, where  $n$  is the amount of yield FFs of the longest scope chain. At each move CK, another bit of the test vector present at the scan\_in of snare LA is moved to the scan\_out of lock LB.

The period of basic power hang (PD) in the midst of at-speed test performed by Logic Built-In Self Test (LBIST) is an authentic stress for present day ICs. In all honesty, the PD began in the midst of test may delay banner advances of the circuit under test (CUT): an effect that may be

inaccurately seen as concede insufficiencies, with coming about wrong period of test misses the mark and augmentation in yield hardship. In this paper, we propose a novel adaptable approach to manage reduce the PD in the midst of at-speed preliminary of sequential circuits with yield set up together LBIST using the dispatch as for catch plan. This is practiced by lessening the activity factor of the CUT, by fitting modification of the test vectors made by the LBIST of back to back ICs. Our versatile course of action empowers us to decrease PD to a regard like that incident in the midst of the CUT in field action, without growing the amount of test vectors required to achieve target issue incorporation (FC). We present a gear execution of our philosophy that requires a confined area overhead. Finally, we exhibit that, differentiated and continuous elective plans giving a similar PD decline, our strategy enables a colossal reduction of the amount of test vectors (by over half), thusly the test time, to achieve a goal FC. The proposed designing of this paper examination the basis size, an area and power use using Xilinx 14.2.

At-speed preliminary of method of reasoning squares is nowadays as frequently as conceivable performed using Logic BIST (LBIST), which can take the sort of either combinational LBIST or scope based LBIST, dependent upon whether the CUT is a combinational circuit or a successive one with yield. In case of channel based LBIST, two basic find timing schemes exist: 1) the dispatch on-move (LOS) plot and 2) the dispatch on-get (LOC) plan. In LOS schemes, test vectors

are associated with the CUT at the last clock (CK) of the move organize, and the CUT response is tried on the scan chains at the following capture CK. In the LOC scheme, instead, test vectors are first stacked into the yield chains during the move arrange; by then, in a following catch organize, they are first associated with the CUT at a dispatch CK, and the CUT response is gotten on the breadth chains in a following catch CK. In this paper, we consider the case of back to back CUTs with check based LBIST grasping a LOC plot, which is once in a while got for world class microprocessors. They experience the evil impacts of the PD issues inspected above, especially during the catch organize, in light of the high AF of the CUT induced by the associated test plans.

We consider the customary range based LBIST (Conv LBIST) designing showed up in Fig. 1. The state flip-flops (FFs) of the CUT are look at FFs, composed into many channel chains (s check chains in Fig. 1). The pseudorandom structure generator is realized by a LFSR. The PS, which lessens the correlation among the test vectors associated with connecting look at chains, is made out of a XOR network developing the number of outputs of the LFSR to facilitate the amount of scope chains. The PS accommodates its output the current LFSR yield setup, together with future/past plans at each move CK.

The Space Compactor compacts the yields of these yield chains to arrange the amount of commitments of the Multiple-Input Signature Register (MISR). The MISR, the test

response analyzer, and the BIST Controller are proportionate to in combinational yield based LBIST.

## EXPERIMENTAL REVIEW:

We propose a novel, versatile way to deal with diminish PD amid catch periods of output based LBIST, in this way lessening the likelihood to create false test falls flat amid test. Similar to the arrangements, our methodology decreases the AF of the CUT contrasted and regular sweep based LBIST, by appropriately changing the test vectors produced by the Linear Feedback Shift Register (LFSR). Our methodology is some how like reseeding techniques, to the degree that the grouping of test vectors is appropriately adjusted so as to satisfy a given necessity that, however, is not to build FC (as it is typically the situation for reseeding), but to lessen PD. As we presented in Section I, the objective of our methodology is to diminish the PD that may produce false test comes up short amid at speed test with sweep based LBIST. Such a PD happens after the utilization of another test vector to the CUT. This happens at the dispatch CK (Update beat) inside catch phases. The created PD is corresponding to the CUT AF incited by the use of another test vector, which thus relies upon the AF of the sweep FFs' yields [8]. For the considered can FFs, such an AF relies upon the quantity of FFs' yields exchanging when the new test vector is applied. Therefore, the objective of our methodology is to decrease the quantity of FFs'



yields advances happening after the utilization of another test vector to the CUT.

#### Approach With 1 Substitute Test Vector:

For each output chain  $m(m=1\dots s)$ , one ST vector ST soil puts the first test vector  $T_{mi}$  to be connected to the CUT at the  $i$ th catch stage as per Conv-LBIST (Fig. 3). It will be demonstrated this empowers a half AF decrease contrasted and Conv-LBIST. In our methodology, the ST vector  $ST_{mito}$  be charged in the Scan-Chain (SC) $_m$  and connected to the CUT at the  $i$ th catch stage is built dependent on the structure of test vectors  $T_{mi-1}$  and  $T_{mi+1}$  to be connected at the  $(i-1)$ th and  $(i+1)$ th catch stages. Expecting the nearness of a nonexclusive PS, our answer abuses the way that, amid the move stage going before the  $i$ th catch stage, test vectors  $T_{mi-1}$  and  $T_{mi+1}$  are given at proper outputs of the PS. Should some test vectors not be created at the PS yields, the PS could be effectively altered to produce them.

## CONCLUSION:

We proposed a novel plan for lessening crest power and power hang amid the catch cycles in sweep based Logic BIST. We demonstrated that our methodology permits lessening by roughly half the exchanging action (SA) in the output chains between following catch cycles, regarding standard sweep based LBIST. We likewise demonstrated that our methodology requires an essentially lower test time contrasted with the option, late strategy. The proposed methodology displays no effect on

test inclusion and test time, while requiring an exceptionally ease as far as region overhead. Consequently, it is completely fit with standard sweep based LBIST models.

## REFERENCE:

1. J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeau-Dostie, "Test generator with preselected flipping for low power worked in individual test," in Proc. Eur. Test Symp., May 2012, pp. 1–6.
2. Y. Sato, S. Wang, T. Kato, K. Miyase, and S. Kajihara, "Low power BIST for scanshift also, catch control," in Proc. IEEE 21st Asian Test Symp., Nov. 2012, pp. 173–178.
3. E. K. Moghaddam, J. Rajski, M. Kassab, and S. M. Reddy, "At-speed examine test with low exchanging action," in Proc. IEEE VLSI Test Symp., Apr. 2010, pp. 177–182.
4. S. Balatsouka, V. Tenentes, X. Kavousianos, and K. Chakrabarty, "Imperfection mindful Xfilling for low-control examine testing," in Proc. Plan, Autom. Test Eur. Conf. Display. Blemish. 2010, pp. 873–878.
5. Polian, A. Czutro, S. Kundu, and B. Becker, "Power hang testing," IEEE Design Test Comput., vol. 24, no. 3, pp. 276–284, May/Jun. 2007.
6. X. Wen et al., "On pinpoint catch control the board in at-speed examine test age," in Proc. IEEE Int. Test Conf., Nov. 2012, pp. 1–10.

7. S. Kiamehr, F. Firouzi, and M. B. Tahoori, "A design mindful X-filling approach for dynamic power supply clamor decrease in at-speed filter testing," in Proc. IEEE Eur. Test Symp., May 2013, pp. 1– 6.
8. M. Nourani, M. Tehranipoor, and N. Ahmed, "Low-change test design age for BIST-based applications," IEEE Trans. Comput., vol. 57, no. 3, pp. 303– 315, Mar. 2008.
9. N. Z. Basturkmen, S. M. Reddy, and I. Pomeranz, "A low power pseudorandom BIST strategy," in Proc. eighth IEEE Int. On-Line Test. Workshop, Jul. 2002, pp. 140– 144.
10. J. Rajski, N. Tamarapalli, and J. Tyszer, "Computerized combination of extensive stage shifters for inherent individual test," in Proc. Int. Test Conf., Oct. 1998, pp. 1047– 1056.
11. Surendar, A., Kavitha, M. "Secure patient information transmission in sensor systems", (2017), Journal of Pharmaceutical Sciences and Research, 9 (2), pp. 230-232.