ISSN: 2454-9940



INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

E-Mail : editor.ijasem@gmail.com editor@ijasem.org





Design of Low Power High Performance 2-4 and 4-16 Mixed Logic Line Decoders

N. MANI¹, Y. SUNEEL KUMAR²

¹PG Student, Dept of ECE, SITS, Kadapa. ²Assistant Professor, Dept of ECE, SITS, Kadapa.

Abstract –

This brief introduces a mixed-logic design method for line decoders, combining transmission gate logic, pass transistor dual-value logic, and static complementary metal-oxide semiconductor (CMOS). Two novel topologies are presented for the 2–4 decoder: a 14-transistor topology aiming on minimizing transistor count and power dissipation and a 15-transistor topology aiming on high power-delay performance. Both normal and inverting decoders are implemented in each case, yielding a total of four new designs. Furthermore, four new 4–16 decoders are designed by using mixed-logic 2–4 pre-decoders combined with standard CMOS post decoder. All proposed decoders have full-swinging capability and reduced transistor count compared to their conventional CMOS counterparts. Finally, a variety of comparative spice simulations at 32 nm shows that the proposed circuits present a significant improvement in power and delay, outperforming CMOS in almost all cases.

Keywords – Line decoder, mixed-logic, power-delay optimization.

I. INTRODUCTION

The present invention relates to a reversible logic gates and implementation of digital decoders using reversible logic gates. The encoded input information need be preserved at the output in computational tasks pertaining to digital signal processing, communication, computer graphics, and cryptography applications. The conventional computing circuits are irreversible i.e. the input bits are lost when the output is generated. This information loss during computation culminates into increased power consumption. According to Landauer, for each bit of information that is lost during the computation generates KTln2 Joules of heat energy where K and T respectively represent Boltzmann's constant and absolute temperature. The information loss becomes more frequent for high-speed systems thereby leading to increased heat energy. C. Bennett demonstrated that power dissipation in can be significantly reduced the same operation is done reversibly. The reversible logic allows the circuit to go back at any point of time therefore no bit of information is actually lost and the amount of heat generated is negligible. In digital design, decoders find extensive usage - in addressing a particular location for read/write operation in memory cells, in I/O processors for connecting a memory chip to the CPU; and also, in Analog to Digital (ADC) and Digital to Analog Converters (DAC) which are used in various different stages of a communication system. This paper therefore addresses the design of reversible decoders. The literature survey on reversible decoders shows that the focus is on either developing topology based on available reversible gates or present an altogether new gate for the said purpose.



Objectives Of the Project:

The main objective is to design a reversible logic gates and implementation of a digital decoders using reversible logic gates.

Other objectives are given below:

i) To design both non-reversible and reversible versions of decoders along with analytical evaluation of the design complexities both in terms of delay and resource requirements.

ii) To optimize the final garbage outputs, constant inputs optimizing techniques are also implemented.

iii) we present an efficient reversible implementation of decoders for all digital applications.

iv) The comparative results show that the proposed design is much better in terms of quantum cost, delay, hardware complexity and has significantly better scalability than the existing approach.

II. EXISTING METHOD

The Binary Decoder is another combinational logic circuit constructed from individual logic gates and is the exact opposite to that of an "Encoder" we looked at in the last tutorial. The name "Decoder" means to translate or decode coded information from one format into another, so a digital decoder transforms a set of digital input signals into an equivalent decimal code at its output. Binary Decoders are another type of Digital Logic device that has inputs of 2-bit, 3-bit or 4-bit codes depending upon the number of data input lines, so a decoder that has a set of two or more bits will be defined as having an *n*-bit code, and therefore it will be possible to represent 2ⁿ possible values. Thus, a decoder generally decodes a binary value into a non-binary one by setting exactly one of its *n* outputs to logic "1". If a binary decoder receives n inputs (usually grouped as a single Binary or Boolean number) it activates one and only one of its 2ⁿ outputs based on that input with all other outputs deactivated. A Binary Decoder converts coded inputs into coded outputs, where the input and output codes are different and decoders are available to "decode" either a Binary or BCD (8421 code) input pattern to typically a Decimal output code. Commonly available BCD-to-Decimal decoders include the TTL 7442 or the CMOS 4028. Generally, a decoders output code normally has more bits than its input code and practical "binary decoder" circuits include, 2-to-4, 3-to-8 and 4-to-16-line configurations. The existing method, decoders like of 2:4 and 3:8 decoders are designed by using conventional gates like and, not, xor etc. using the Boolean expressions.

III. PROPOSED METHOD

Reversible gates have equal number of inputs and outputs; and each of these input output combinations is unique. An n input n output reversible gate is represented as n x n gate. The inputs which assume value '0' or '1' during the operation are termed as constant inputs. On the other hand, the number of outputs introduced for maintaining reversibility is called garbage outputs. Some of the most widely and commonly used reversible gates are Feynman Gate (FG), Fredkin Gate (FRG), Peres gate (PG) and Toffoli gate (TG). Out of these gates Feynman gate is a 2 x 2 gate while Peres, Toffoli and Fredkin gates belong to 3 x 3 gates. The cost of reversible gate is given in terms of number of primitive reversible gates



needed to realize the circuit. The development in the field of nanometer technology leads to minimize the power consumption of logic circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. In the digital design, the multiplexer is a widely used process. Reversible logic plays an extensively important role in low power computing as it recovers from bit loss through unique mapping between input and output vectors. Power consumption is an important issue in modern day VLSI designs. The development in the field of nanometer technology leads to minimize the power consumption of logic circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. In the digital design, the development in the field of nanometer technology leads to minimize the power consumption of logic circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. In the digital design, the decoder is a widely used process. So, the reversible logic gates and reversible circuits for realizing decoders like of 2:4,3:8,4:16 reversible decoder using reversible logic gates is proposed. The proposed design leads to the reduction of power consumption compared with conventional logic circuits.

IV. DECODER

In digital electronics, a binary decoder is a combinational logic circuit that converts a binary integer value to an associated pattern of output bits. They are used in a wide variety of applications, including data de-multiplexing, seven segment displays, and memory address decoding. There are several types of binary decoders, but in all cases a decoder is an electronic circuit with multiple data inputs and multiple outputs that converts every unique combination of data input states into a specific combination of output states. In addition to its data inputs, some decoders also have one or more "enable" inputs. When the enable input is negated (disabled), all decoder outputs are forced to their inactive states. Depending on its function, a binary decoder will convert binary information from n input signals to as many as 2^n unique output signals. Some decoders have less than 2^n output lines; in such cases, at least one output pattern will be repeated for different input values.

1-of-n decoder:

A 1-of-n binary decoder has n output bits, and the integer inputs bits serve as the "address" or bit number of the output bit that is to be activated. This type of decoder asserts exactly one of its n output bits, or none of them, for every unique combination of input bit states. Each output bit becomes active only when a specific, corresponding integer value is applied to the inputs.

1-to-2-line decoder:

A decoder is a circuit that changes a code into a set of signals. It is called a decoder because it does the reverse of encoding, but we will begin our study of encoders and decoders with decoders because they are simpler to design. A common type of decoder is the line decoder which takes an n-digit binary number and decodes it into 2^n data lines. The simplest is the 1-to-2 line decoder. The truth table is

Α	D_1	Do
0	0	1
1	1	0

I. Truth table 1 to 2 decoder



www.ijasem.org

Vol 19, Issue 2, 2025

A is the address and D is the dataline. D_0 is NOT A and D_1 is A. The circuit looks like



Fig.1: circuit diagram of 1 to 2 decoder

2-to-4 line decoder:

Only slightly more complex is the 2-to-4 line decoder. The truth table is

A ₁	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

II. Truth table 2 to 4 decoder

Developed into a circuit it looks like



Fig.2: circuit diagram of 2 to 4 decoder

Larger line decoders can be designed in a similar fashion, but just like with the binary adder there is a way to make larger decoders by combining smaller decoders. An alternate circuit for the 2-to-4 line decoder is





Fig.3: An alternate circuit for the 2-to-4 line decoder

Replacing the 1-to-2 Decoders with their circuits will show that both circuits are equivalent. In a similar fashion a 3-to-8 line decoder can be made from a 1-to-2 line decoder and a 2-to-4 line decoder, and a 4-to-16 line decoder can be made from two 2-to-4 line decoders. You might also consider making a 2-to-4 decoder ladder from 1-to-2 decoder ladders. If you do it might look something like this:



Fig.4: 2-to-4 decoder ladder from 1-to-2 decoder ladders

For some logic it may be required to build up logic like this. For an eight-bit adder we only know how to sum eight bits by summing one bit at a time. Usually, it is easier to design ladder logic from boolean equations or truth tables rather than design logic gates and then "translate" that into ladder logic.

V. SIMULATION RESULTS

The corresponding simulation results of the adders are shown below.

ISSN 2454-9940



INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

www.ijasem.org Vol 19, Issue 2, 2025

Xilinx - ISE - C/Users/deepthi/Desktop/RAVI PROJECT F	TELS\RDC1\	DC1.ise - [vtf_DECODER3TO8F.v]	- 6 - X -
E File Edit View Project Source Process Window H	Help		_ 6 ×
🖸 🖻 🖉 🖓 👗 🖓 🖄 🗶 🗠 🖉) () (H / R / S = D - / Y & K	
EEEEEEA>>>>>	1 t D	4%%% 医器石 本本原因合体的 生成分	
Sources X	24		*
Sources for: Behavioral Simulation	25	module vtf DECODER3T08F v;	
E Excasoresidato	26		
DECODER1TO2 (C:/Users/deepthi/Desktop/RA)	27	// Inputs	
B TBW_DECODER2TO4 (C:/Users/deepthi/Desktc-	28	reg [2:0] s;	
B TBW_DECODER3TO8 (C:/Users/deepthi/Desktc	29	11 American	
TBW_DECODER4T016 (C:/Users/deepthi/Deskd	30	// Outputs	
IB TBW_F2G (C:/Users/deepthi/Desktop/RAVI PRC	31	vire [/i0] of	
Image: State of the state of	32	(/ Tententine the Wein Tente (mm))	
Image: State of the state of	34	DECODERATOR wat /	
Image: Provide the second s	35		
< >	36	.0(0)	
Int Sources and Soportivity In Librarian M Design	37)	
Constants Constants	38		
Processes X	39	initial begin	
Processes for: vtf_DECODER3T08E_v	40	// Initialize Inputs	
Add Existing Source	41	s = 0;	
Consta New Severa	42	#100;	
ID 50 View ICE Conclusion	43	s = 3'B000;	-
W and the simulator	44	#1002	
	45	s = 3'8001;	
	46	#1007	
	17	s = 3-8010;	
	10	+1007 	
	50	a = 3-00111	
	51	a = 3'8100/	
	52	#1002	
	53	a = 3'B101;	
	54	#1003	
	55	a = 3'B110;	*
94.0	<		
The Processes	🔀 Design	iummay 💽 DECODER3T08.v 👷 DECODER3T08.ngr 👷 DECODER3T08.ngs 👷 DECODER4T016.ngr 💽 DECODER4T016.v 👷 DB	CODER4T016.ngc Vf_DECODER3TOBF.v
×		Design Objects of	Properties of Instance
		DECODERATO 16	u2/q_and00011
Instances	Pin	Sgnals Anne	Value 🧔
Consola Comerce Naminge Tol Sh	al R F	In Flag IIII Vew by Category FER Vary by Name	
	- 00 I		To A Cost Dealer Issue (CCC) Notice
			CHILCHIL CHES NOM SCILL VERIOG





Fig.6: Simulated output for 3 to 8 Reversible Decoder



Fig.7: Test Bench for 4 to 16 Reversible Decoder

CE ENGINEERING	and man	AGEN	ENI							Vol 19	a Iss
										1011	, 133
Xilinx - ISE - C:\Users\deepthi\Desktop\	RAVI PROJECT FIELS\R	DC1\RDC1.ise	[Simulation]		10000					(*** *)(
E File Edit View Project Source Proc	ess Test Bench Simu	lation Windo	w Help					On On On On I	0.00		
	S (20 V) 10	ад и		••• * *	00 00	ایت		या का बंग या ।	00	_	
	24 U 2 U 3	r 0> <0 %)	』[以殿山] 16			면죄	ACT	1 22 2 24	1000 💌 ns 🔤	-	
Sources for: Behavioral Simulation	Current Simulation										
C Excelore gozo	Time: 1000 ns	P		200		400		600	ء ا	800	1000
B TBW DECODERTIO2 (C/User-	🔳 🚮 o[15:0]	1	16'h0002	16'h00	20 16/1000	3 X 167h0080	X 16'h0001	1670010	X 16h0004	X 167h0040 X 167h	0200 ^
B TBW_DECODER3TO8 (C-/Use	o(15)	0		-		-		-			
B TBW_DECODER4T016 (C:/Ut	o[14]	0									
B TBW_F2G (C:/Users/deepthi/C **	o[13]	1									
B V vf DECODER3TORF v (C:/Us	6 0(12)	0									
vtf_DECODER4TO16_v (C:/Us +	o[11]	0									
< >	o[10]	0									
Source 👸 Snapsh 🎦 Ubrank 💽 Desigr	3] o(9)	0									
Processes ×	6 [8] 0[8]	0									
	6 [] 0[7]	0									
wt_DECODER4T016_v - vtf_DEC0 @(o (15:0) @(o (15:0)	o [6]	0									
	6 [] o(5]	0									
18 uut - DECODER4TO16	o(4)	0									
	0[3]	0									
	0[2]										
	0(1)	0									
		4/60	45.0	V 194	V (22)	V (16.3	V m	V 1945	V	V m V	
	21 a[3]	1	4110	<u> </u>	<u> </u>	A 4115	<u>A 404</u>	<u>A 4115</u>	A 4110	<u>A 407 A 4</u>	10
	3 s[2]	0									
	al s(1)	0									
<		45.14									

Fig.8: Simulated output for 4 to 16 Reversible Decoder

CONCLUSION

we presented the design methodologies of an n-to-2n reversible fault tolerant decoder, where n is the number of data bits. We proposed several lower bounds on the numbers of garbage outputs, constant inputs and quantum cost and proved that the proposed circuit has constructed with the optimum garbage outputs, constant inputs and quantum cost. In addition, we presented the designs of the individual gates of the decoder using MOS transistors in order to implement the circuit of the decoder with transistors. Simulations of the transistor implementation of the decoder showed that the proposed fault tolerant decoder works correctly. The comparative results proved that the proposed designs perform better than its counterpart. We also proved the efficiency and supremacy of the proposed scheme with several theoretical explanations. Proposed reversible fault tolerant decoders can be used in parallel circuits, multiple-symbol differential detection, network components and in digital signal processing etc.

REFERENCES

[1] L. Jamal, M. Sham sujjoha, and H. M. Hasan Babu, "Design of optimal reversible carry look-ahead adder with optimal garbage and quantum cost," International Journal of Engineering and Technology, vol. 2, pp. 44–50, 2012.

[2] C. H. Bennett, "Logical reversibility of computation," IBM J. Res. Dev., vol. 17, no. 6, pp. 525–532, Nov. 1973.

[3] M. Nielsen and I. Chuang, Quantum computation and quantum information. New York, NY, USA: Cambridge University Press, 2000.

[4] M. P. Frank, "The physical limits of computing," *Computing in Science and Engg.*, vol. 4, no. 3, pp. 16–26, May 2002.

[5] A. K. Biswas, M. M. Hasan, A. R. Chowdhury, and H. M. Hasan Babu, "Efficient approaches for designing reversible binary coded decimal adders," *Microelectron. J.*, vol. 39, no. 12, pp. 1693–1703, Dec. 2008.

[6] M. Perkowski, "Reversible computation for beginners," 2000, lecture series, 2000, Portland state university.



[7] S. N. Mahammad and K. Veezhinathan, "Constructing online testable circuits using reversible logic," *IEEE Transactions on Instrumentation and Measurement*, vol. 59, pp. 101–109, 2010.

[8] W. N. N. Hung, X. Song, G. Yang, J. Yang, and M. A. Perkowski, "Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis," *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 25, no. 9, pp. 1652–1663, 2006.

[9] D. Maslov, G. W. Dueck, and N. Scott, "Reversible logic synthesis benchmarks page," 2005.

[10] D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation-based algorithm for reversible logic synthesis," in *Proceedings of the40th annual Design Automation Conference*, ser. DAC '03. NewYork, NY, USA: ACM, 2003, pp. 318–323.

[11] R. K. James, T. K. Shahana, K. P. Jacob, and S. Sasi, "Fault tolerant error coding and detection using reversible gates," *IEEE TENCON*, 2007,2007.

[12] B. Parhami, "Fault tolerant reversible circuits," *Proc. of 40th Asimolar Conf. Signals, Systems, and Computers. Pacific Grove, CA*, pp. 1726–1729, 2006.

[13] F. Sharmin, M. M. A. Polash, M. Shamsujjoha, L. Jamal, and H. M.Hasan Babu, "Design of a compact reversible random-access memory," in *4th IEEE International Conference on Computer Science and InformationTechnology*, vol. 10, june 2011, pp. 103–107.

[14] H. M. Hasan Babu, R. Islam, A. R. Chowdhury, and S. M. A. Chowdhury, "Reversible logic synthesis for minimization of full-adder circuit," *Digital Systems Design, Euromicro Symposium on*, pp. 50–53, 2003.

943112

[15] J. Mathew, J. Singh, A. A. Taleb, and D. K. Pradhan, "Fault tolerant reversible finite field arithmetic circuits," in *Proceedings of the 200814th IEEE International On-Line Testing Symposium*, ser. IOLTS '08. Washington, DC, USA: IEEE Computer Society, 2008, pp. 188–189.

[16] P. W. Shor, "Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer," *SIAM J. Comput.*, vol. 26, no. 5, pp. 1484–1509, Oct. 1997.

[17] M. R. Garey and D. S. Johnson, *Computers and Intractability; A Guide to the Theory of NP-Completeness*. New York, NY, USA: W. H.Freeman & Co., 1990.