ISSN: 2454-9940

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

E-Mail :
editor.ijasem@gmail.com
editor@ijasem.org

www.ijasem.org

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

ISSN 2454-9940

www.ijasem.org

Vol 19, Issue 3, 2025

REDUCED SWITCH MULTILEVEL INVERTER FOR RENEWABLE ENERGY INTEGRATION AND DRIVES APPLICATION

Mr. Pranav Kumar Poondla
Department of Electrical & Electronics Engineering, Annamacharya Institute of Technology and Sciences, Hyderabad, Telangana, India
poondlapranavkumar86@gmail.com

Dr.U. NARENDER
Department of Electrical & Electronics Engineering, Annamacharya Institute of Technology and Sciences, Hyderabad, Telangana, India
narendercmr1984@gmail.com

Mr.ERUGU RAJINIKANTH
Research Scholar,
Department of Electrical& Electronics Engineering, Annamacharya Institute of Technology and Sciences, Hyderabad, Telangana, India
rajinikanth.erugu999@gmail.com

ABSTRACT

Recently multi level inverters (MLIs) have acquired bunches of interest in industry and the scholarly community, as they are changing into a practical innovation for various applications, for example, inexhaustible force transformation framework and drives. For these high force and high/medium voltage applications, MLIs are broadly utilized as one of the high level force converter geographies. To create great yield without the requirement for an enormous number of switches, advancement of reduced switch MLI (RS MLI) geographies has been a significant focal point of momentum research. Hence, this survey paper centers around various as of late created MLIs utilized in different applications. To help with cutting edge flow research in this field and in the choice of reasonable inverter for different applications. The two dc sources utilized in the rehashing units are in the proportion of 1:n voltage proportion and utilizing n such units, the proposed MLI structures, i.e., PS1 and PS2 can integrate 4n+5 and 4n+7 levels, separately at the yield rather than 2n+3 levels with just RSHB MLI. Near examination uncovers that both PS1 and PS2 have less switches, low standing voltage, less force misfortune, and lower cost. By an appropriate blend of switches, the MLI produces a flight of stairs yield with low symphonious mutilation. For a superior comprehension of the functioning guideline, a solitary stage RS MLI geography is tentatively represented for various level age utilizing both principal and high exchanging recurrence strategies which will assist the perusers with acquiring the most extreme information for advance examination.

Index Terms—Level doubling circuit (LDC), level per component ratio (LCR), multilevel inverter (MLI), photovoltaic (PV) system, pulse width modulation, standing voltage, switching loss

I. INTRODUCTION

The consistently expanding electrical energy request has caused exceptional exhaustion of ordinary fuel sources. This has likewise come about broad examination in environmentally friendly power source (RES)- based force ages. Particularly Solar and wind energy are the two significant inexhaustible sources acquiring and more interest among power gadgets just as force framework research local area rather than their high reliance on changing ecological conditions [1]–[3]. This requires new force converter innovations for wanted activity, control, and force the board, to improve the force quality and to yield most extreme force from RESs [4]–[6]. The fundamental piece of sustainable power change framework is an inverter which changes over the DC capacity to AC as needed by the network/loads. A customary two/three level inverter is for the most part utilized in limited scope ventures and inverters (MLIs) have been advanced as an arising power hardware converter lately. MLIs can create excellent yield with lower exchanging recurrence activity, consequently diminishing the voltage stress, symphonious in the yield, electromagnetic obstruction, exchanging misfortune, and so forth, Compared to regular two-level inverters during the time spent electrical energy change. Because of their capability in settling the above issues, research center has drawn in MLI for various applications like electric drives, electric vehicles, rail lines, airplane, and environmentally friendly power frameworks. By the appropriate course of action of dc-connect, semiconductor switches, diodes, and capacitors, MLI produces a flight of stairs yield. MLIs are comprehensively arranged into three classifications, for example, single dc-source flying capacitor MLI (FC MLI), single dc-source diode clipped MLI (DC MLI), and numerous dc-sources cascaded H-connect MLI (CHB MLI) [6]–[9]. The CHB MLI offers numerous benefits with regards to voltage adjusting, plan intricacy, size, and cost [5], [10]. Because of this explanation, CHB geography is generally considered by the specialists for headway and furthermore reasonable for a scope of low voltage (230 V) to a higher voltage (>10 kV) level application [11].

ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025

Decrease in number of semiconductor switches in MLI is the critical worry among scientists. In this viewpoint, a few MLI geographies have been created in the new past those locations the previously mentioned issues. In [12]–[14], an endeavor has been made to lessen the quantity of gadget checks. These geographies require practically a large portion of the quantity of switches as needed by an ordinary CHB MLI. Nonetheless, more voltage weight on the switches confines their activity in high voltage applications. In the mean time, few advanced MLI structures created in [15], [16] requires less change check to blend various levels at the yield. Dissimilar to the CHB MLI, these geographies can characteristically create negative levels. Note that voltage stress is a significant boundary that must be dealt with while plotting the MLI for specific applications. Thinking about the above concern, the creators in [17], [18] have introduced new MLI geographies with a way to deal with diminish the voltage stress just as to lessen the gadget check. utility applications. In any case, the yield of these inverters contain more sounds, thus the utilization of costly and cumbersome low pass uninvolved channels are wanted prior to taking care of the capacity to the utility network. Further, high voltage stress and high exchanging misfortune refrains the use of these inverters in high influence application [8]. Subsequently staggered inverters (MLIs) are advanced as best substitute for medium and high force transformation frameworks. The idea of MLI geography was first presented in the mid 1975 [19] followed by various varieties of it. These MLIs keep on accepting increasingly more consideration due to their high voltage activity capacity, low exchanging misfortunes, high-effectiveness and low electromagnetic obstruction. MLIs can satisfy the expanding need of force rating with improved force quality through resulting decrease in the symphonious bending. MLIs are equipped for creating a great flight of stairs ac voltage from various association of force semiconductor switches and single/a few dc voltages through low exchanging recurrence activity and in this way for the most part liked for medium and high force change frameworks. The information dc sources can be a battery, power device, super capacitor, environmentally friendly power framework, and so on

Literature Survey

A conventional square graph with conceivable joining of various sources with MLI is appeared in Fig. 1. MLIs are broadly utilized in different applications like huge electric drive, environmentally friendly power transformation, foothold, electric vehicle, dynamic force channel, HVDC, and FACTs. The critical highlights of a MLI are; yield waveform with less twisting and less THD content, activity at both key and high exchanging recurrence PWM, various repetitive exchanging states, more modest normal mode voltage, and so forth However, one regular disservice is the need of enormous number of force semiconductor switches. Each switch requires an entryway driver circuit which adds intricacy to the framework and the general framework cost. In this way, plan of MLIs utilizing low number of parts to create higher yield voltage levels are one of the key examination issues. With the headway in MLI geographies, challenges showed up in controlling and regulation of these inverters. Some lower request prevailing music exists in the ventured yield voltage waveform delivered by a MLI. The significant effects of that music are voltage change; expansion in misfortune, mal-activity, and it likewise influences the influence quality. With the use of fitting control conspire for a MLI; the aforementioned issues can be very much tended to.

Specialists have accompanied an answer of assorted balance methodologies for controlling the MLI. Generally speaking misfortune decrease and improvement in symphonious profile are the significant goal of the majority of the control methods talked about in writing. Among the two essential kinds of control systems, major/low-recurrence exchanging can give predominant execution than high-recurrence exchanging methods. Customary pulse width adjustment (PWM), sinusoidal PWM and space vector (SVPWM) are high-recurrence exchanging procedures which give quicker transient reaction.

Moreover, unique transporter based PWM strategies are presented that successfully decreases twisting and brings down the EMI [15]. Transporter based PWM procedures are by and large of two sorts, i.e., stage moved PWM (PS-PWM) and level-moved PWM (LS-PWM) strategies. In a PS-PWM control method, various stage moved coordinated transporters are needed with synchronization of zero intersection of every transporter and voltage reference, though in LS-PWM strategy only one transporter is sufficient to execute diverse voltage levels. The previous methodology is for the most part used to uniformly appropriate the force among MLI modules and to diminish the consonant contortion. The LS-PWM method is again arranged into three significant classes, for example, stage mien PWM (PD-PWM), stage resistance and air PWM (PODPWM), and elective stage resistance and air PWM (APOD-PWM). Every one of these PWM geographies have either bipolar or unipolar sort transporter game plans with an emphasis on improving the principal yield voltage and decrease in complete symphonious mutilation (THD).

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025



Fig. 1. Block diagram of proposed inverter

II. CUSTOMARY MULTILEVEL INVERTER TYPES

MLIs are appropriate for high-voltage applications due to their capacity to integrate yield voltage waveforms with an improved symphonious range and achieve higher voltage with a restricted greatest gadget rating. With the legitimate plan of force exchanging semiconductor gadgets and voltage sources, a staggered yield can be delivered. An outline of three regular MLI types, i.e., diode clipped MLI (DC MLI), flying capacitor MLI (FC MLI), and fell H-connect MLI (CHB MLI) are summed up in Table I.

III. DIMINISHED SWITCH MLI TOPOLOGIES

Albeit the previously mentioned ordinary geographies discover various applications, yet every one of these geographies needs abundance number of force parts. Thus, over the most recent few decades the emphasis of examination on MLI among the specialists is to diminish the gadget tally. Diminishing the all out number of switches, diodes, capacitor, and voltage source can improve the unwavering quality also as can lessen the general expense, misfortune, and so forth In such manner, a few new RS MLI geographies have been proposed as of late and persistent

TABLE I
Classification & features of conventional MLI

Parameters	Diode Clamped MLC	Flying Capacitor MLI	Cascaded H-bridge MLI
Switches	$2(N_l-1)$	$2(N_l-1)$	$2(N_l-1)$
No. of DC Sources	1	1	(N-1)/2
No. of diodes	$(N_l-1)*(N_l-2)$	$N_l*(N_l-1)/2$	0
Zero level generation	Clamping diodes & Switches	Clamping capacitors & Switches	Only semiconductor switches/diodes
Key Features	• Requires only one dc source as input • High reliable and more efficient structure in fundamental switching frequency	• Only one isolated dc source is involved • More flexibility to control active and reactive power	• Lesser components are involved • Scalable, simplicity and highly modular circuit layout
Short comings	• For higher level generation large no. of capacitors and clamping diodes are required • Voltage balancing is difficult	• Involve large no. of capacitors to get higher levels • The structure becomes bulky & expensive for high power applications	• More no. semi conductor switches are involved • Requires no. Of isolated dc sources
Applications	Low-medium voltage	Low-medium voltage	Medium-high voltage

research is as yet proceeding to additionally decrease the prerequisite of number of segments. This paper presents a compressive survey on some as of late created geographies which are generally appropriate in various applications, for example, machine drives, FACTs, and environmentally friendly power frameworks. These geographies can be utilized in framework tied just as in independent applications. RS MLI geographies are extensively classified into three sorts, i.e., RSS MLI, RSA MLI, and RSM MLI. The changed sort MLI incorporates all the half breed and geographies which are not founded on H-connect.

A. Decreased SWITCH SYMMETRIC H-BRIDGE TYPE MLI (RSS MLI)

The term symmetric shows that, all the dc sources utilized in the circuit are equivalent in size. Babaei et al. proposed another fell MLI in [40]. The essential unit of the proposed MLI contains two unidirectional semiconductors switches with one dc source. When contrasted with the ordinary CHB MLI, a critical decrease in switch includes has been set apart in this geography.

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025

Yet, the decrease in switch check isn't serious when contrasted with as of late created RSS MLI geographies examined in this work. Besides, higher TSV limits it in high voltage applications. Fig. 2(a) portrays the schematic graph of this geography. MLI geography with nine distinct calculations for the deciding the extent of dc voltage source has been proposed in [41]. This MLI type has a fundamental unit comprising of six unidirectional switches and two dc sources. This MLI geography has been appeared in Fig. 2(b). Fig. 2(c) shows a novel MLI geography talked about in [42] for low-voltage applications. In this writing, an endeavor is made to diminish the quantity of voltage source prerequisite. For the staggered age in the yield, two capacitors are utilized in every module.



Fig. 2. Circuit diagram of inverter with R load

The capacitor rating is a large portion of the rating of the voltage source utilized in the MLI and the quantity of capacitor increments with the increment in number of levels. Albeit the rating of the capacitor is decreased contrasted with a solitary capacitor, however the absolute number of segments is more for delivering more significant levels. The intricacy in charging and voltage adjusting issues may likewise emerge in such a condition. This MLI can work in both symmetric and topsy-turvy mode. In [43], the creators have



(b)

Fig.3 seventeen-level staircase waveform

TABLE II
SWITCHING LEVELS OF THE PROPOSED CASCADED INVERTER

voltage levels	S1	S2	S3	S4	S5	S6	S7
Vdc/15	0	0	0	1	1	0	0
2Vdc/15	0	0	1	0	1	0	0
3Vdc/15	0	0	1	1	1	0	0
4Vdc/15	0	1	0	0	1	0	0
5Vdc/15	0	1	1	0	1	0	0
6Vdc/15	0	1	1	1	1	0	0
7Vdc/15	1	0	0	0	1	0	0
8Vdc/15	1	0	0	1	1	0	0
9Vdc/15	1	0	1	0	1	0	0
10Vdc/15	1	0	1	1	1	0	0
11Vdc/15	1	1	0	0	1	0	0
12Vdc/15	1	1	0	1	1	0	0
13Vdc/15	1	1	1	0	1	0	0
14Vdc/15	1	1	1	1	1	0	0
Vdc	1	1	1	1	1	1	1

III. SIMULATION OF THE PROPOSED INVERTER WITH DIFFERENT LOAD CONDITION

The proposed geography is recreated in MATLAB. It comprises of four front end MOSFETS (S1-S3) which are associated with a four DC voltage sources rating V1=9V, V2=12V, V3=24V and diodes are associated with them as demonstrated in the circuit. It additionally comprises of four MOSFET„s which are associated in a H-connect model as demonstrated in the circuit. The Switching pulses are given to the H Bridge circuit by typical sinusoidal pulse width tweak procedure (for the age of positive and negative cycles). The exchanging pulses for the frontend MOSFET„s is given by the twofold need encoder rationale as clarified before. These pulses are created when the reference signal covers the transporter signals.

The pulses are created alongside a postpone which is given to each switch. Recurrence of the Reference Sine waves 50 Hz and those of the transporter waves are around 5 KHz each. The yield voltage and current waveforms of the 17 level MLI are shows the FFT examination and the Total Harmonic Distortion (THD) got is about 12.77% for Resistive burden voltage. FFT investigation and the Total Harmonic Distortion (THD) acquired is about 8.98% for RL Load. The recreation circuit of the fifteen level staggered inverter is appeared as underneath. The reenactment yield is done in the mat lab. It is important to supply changing pulses to 8 switches in the circuit – 4(S1, S2and S3) that produce the DC Link voltage and 4 (S4, S5, S6and S7) in the H

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025

connect inverter circuit. Diverse PWM procedures are utilized here for each. For S4-S7, we utilize the ordinary SPWM strategy. For creating the terminating pulses for the switches S1-S3, a novel PWM method is depicted. In this method, there is one reference sine waveform. It is important to supply changing pulses to 8 switches in the circuit – 4(S1, S2and S3) that produce the DC Link voltage and 4 (S4, S5, S6and S7) in the H connect inverter circuit. Diverse PWM methods are utilized here for each. For S4-S7, we utilize the ordinary SPWM method. For producing the terminating pulses for the switches S1-S3, a novel PWM procedure is depicted. In this procedure, there is one reference sine waveform. Every one of the transporter waves is contrasted and the reference wave Vref. On the off chance that the transporter signals quick worth is not exactly that of the reference esteem, the comparator yield is high. These yields are taken care of to a 16-to-4 digit Priority Encoder; the yield bits go about as the trigger pulses for switches S1-S3.The following table is the exchanging design.

The proposed MLI activity is additionally approved with PD-PWM control conspire. The worth of the transporter recurrence is taken as 5 kHz and the reference sinusoidal wave recurrence is considered as 50 Hz in this control. The outcomes acquired are appeared in Fig. 7 under unique stacking condition (R to RL at t=2sec) and protection change from 1000 W/m2 to 600 W/m2 at t=2.5sec and back to1000 W/m2 at t=3.5sec. At t=3.5sec, MI is additionally changed from 0.95 to 0.7. It merits referencing that utilizing transporter based PWM control strategies; less contorted current waveform can be acquired. Nonetheless, the symphonious spectra of the Vo at 0.95 MI appeared in Fig. 10 contain more abundancy of the low-request prevailing harmonics. Consequently the THD (Vo) acquired is 3.88%, which is similarly more than the THD came about at 0.92 MI with SHE-PWM control. Also, to contrast the exhibition of the MLI and SHE-PWM and PD-PWM control procedure, power misfortunes are dictated by point by point reenactment demonstrating. SHE-PWM exhibits a lot of lower misfortunes contrasted with the PD-PWM control plan and exchanging signals with an increment in the yield influence as demonstrated in Fig. 8&9.



Fig. 4. Simulation circuit for 17 levels

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025



Fig. 5 Vo & Io under dynamic loading condition



Fig.6 Load current

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025



Fig.7 Vo & Vk under dynamic loading condition and during insulation change,



Fig. 8 gate signals

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT
ISSN 2454-9940
www.ijasem.org
Vol 19, Issue 3, 2025



Fig. 9 gate signals



(f)

Fig.10. THD order

TABLE III
RESULT DISCUSSION

Number of levels	Vo	Io	THD
9	***360V***	***25***	***8.34%***
15	***420V***	***30***	***5.49%***
17	***480V***	***70***	***3.88%***

IV. CONCLUSION

A solitary stage 17 level diminished switch MLI geography is presented by different sorts of activity are contemplated. An epic SPWM balance approach is proposed and used a proposed geography, the recreation results are confirmed with a FPGA IP Core Processor based Hardware model. The outcomes for the proposed framework are clarified in the underneath:

1. The proposed MLI utilizes just 7switches to give 17 levels yield
2. It showed the recreation results that the THD for the Output voltages and current of the proposed framework is low and contrasted with the current.
3. The proposed framework might be utilized to change over 3-stage 3-line framework.
4. For low and medium force applications ordinary MLI can't contend with standard UPS at lower level designs and to the circuit intricacy.

The inverter extends by builds the level with least number of switches, the general cost is decreased and inverter creates high yield voltage. In this paper, fifteen level uneven fell staggered inverter is proposed. It creates sinusoidal waveform and produces high voltage .It improves the presentation of fell staggered inverter .in this sort exchanging misfortunes are decreased and the absolute symphonious bending additionally diminished.

REFERENCES

[1] O. Ellabban, H. Abu-Rub, and F. Blaabjerg, "Renewable energy assets: Current status, future possibilities and their empowering innovation," Renew. Support. Energy Rev., vol. 39, pp. 748–764, Nov. 2014.

[2] U. Akram, M. Khalid, and S. Shafiq, "A creative cross breed windsolar and battery-supercapacitor microgrid framework—Development and streamlining," IEEE Access, vol. 5, pp. 25897–25912, 2017.

[3] K. Kumar, N. R. Babu, and K. R. Prabhu, "Design and examination of RBFNbased single MPPT regulator for mixture

sun based and wind energy framework," IEEE Access, vol. 5, pp. 15308–15317, 2017.
[4] K. K. Gupta and S. Jain, "Comprehensive survey of an as of late proposed staggered inverter," IET Power Electron., vol. 7, no. 3, pp. 467–479, Mar. 2014.
[5] S. S. Lee, "A solitary stage single-source 7-level inverter with triple voltage boosting acquire," IEEE Access, vol. 6, pp. 30005–30011, 2018.
[6] R. R. Karasani, V. B. Borghate, P. M. Meshram, H. M. Suryawanshi, and S. Sabyasachi, "A three-stage half and half fell measured staggered inverter for environmentally friendly power climate," IEEE Trans. Force Electron., vol. 32, no. 2, pp. 1070–1087, Feb. 2017.
[7] K. Mathew, J. Mathew, N. A. Azeez, A. Dey, L. Umanand, and K. Gopakumar, "Multilevel dodecagonal space-vector age for acceptance engine drives by falling three-level and two-level inverters," IET Power Electron., vol. 5, no. 8, pp. 1324–1332, Sep. 2012.
[8] H. Vadizadeh, N. Farokhniah, H. Toodeji, and A. Kavousi, "Formulation of line-to-line voltage complete consonant twisting of two-level inverter with low exchanging recurrence," IET Power Electron., vol. 6, no. 3, pp. 561–571, Mar. 2013.
[9] R. H. Dough puncher and L. H. Railing, "Electric force converter," U.S. Patent 3,867,643A, Feb. 18, 1975.
[10] A. Nabae, I. Takahashi, and H. Akagi, "another unbiased point-cinched PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
[11] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid staggered power transformation framework: A cutthroat answer for high-power applications," IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834–841, May/Jun. 2000.
[12] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The time of staggered converters shows up," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28–39, Jun. 2008.
[13] J. Rodriguez et al., "Multilevel converters: An empowering innovation for high-power applications," Proc. IEEE, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
[14] S. De, D. Banerjee, K. S. Kumar, K. Gopakumar, R. Ramchand, and C. Patel, "Multilevel inverters for low-power application," IET Power Electron., vol. 4, no. 4, pp. 384–392, Apr. 2011.
[15] H. Abu-Rub, J. Holtz, G. Baoming, and J. Rodriguez, "Medium-voltage staggered converters—State of the craftsmanship, difficulties, and prerequisites in mechanical applications," IEEE Trans. Ind. Electron, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
[16] Z. Zheng, K. Wang, L. Xu, and Y. Li, "A mixture fell staggered converter for battery energy the executives applied in electric vehicles," IEEE Trans. Force Electron., vol. 29, no. 7, pp. 3537–3546, Jul. 2014.
[17] S. S. Lee, M. Sidorov, C. S. Lim, N. R. N. Idris, and Y. E. Heng, "Hybrid fell staggered inverter (HCMLI) with improved balanced 4-level submodule," IEEE Trans. Force Electron., vol. 33, no. 2, pp. 932–935, Feb. 2018.
[18] N. Sandeep and U. R. Yaragatti, "An exchanged capacitor-based staggered inverter geography with decreased segments," IEEE Trans. Force Electron., vol. 33, no. 7, pp. 5538–5542, Jul. 2018.
[19] N. V. Nho and M. J. Youn, "Comprehensive investigation on space-vector-PWM and transporter based-PWM connection in staggered invertors," IEE Proc.- Electric Power Appl., vol. 153, no. 1, pp. 149–158, Jan. 2006.
[20] M. Hasan, S. Mekhilef, and M. Ahmed, "Three-stage half and half staggered inverter with less force electronic segments utilizing space vector adjustment," IET Power Electron., vol. 7, no. 5, pp. 1256–1265, 2014.
[21] Z.- G. Lu, L.- L. Zhao, W.- P. Zhu, C.- J. Wu, and Y.- S. Qin, "Research on fell three-stage connect staggered converter dependent on CPS-PWM," IET Power Electron., vol. 6, no. 6, pp. 1088–1099, Jul. 2013.
[22] R. Rabinovici, D. Baimel, J. Tomasik, and A. Zuckerberger, "Thirteenlevel fell H-connect inverter worked by conventional stage moved pulsewidth balance," IET Power Electron., vol. 6, no. 8, pp. 1516–1529, Sep. 2013.
[23] S. K. Sahoo and T. Bhattacharya, "Phase-moved transporter based synchronized sinusoidal PWM strategies for a fell H-connect staggered inverter," IEEE Trans. Force Electron., vol. 33, no. 1, pp. 513–524, Jan. 2018.
[24] A. Chitra and S. Himavathi, "Reduced switch staggered inverter for execution improvement of enlistment engine drive with canny rotor obstruction assessor," IET Power Electron., vol. 8, no. 12, pp. 2444–2453, Dec. 2015.
[25] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, "A survey of staggered particular symphonious end PWM: Formulations, addressing calculations, execution and applications," IEEE Trans. Force Electron., vol. 30, no. 8, pp. 4091–4106, Aug. 2015.

[26] G. S. Konstantinou, M. S. A. Dahidah, and V. G. Agelidis, "Solution directions for specific consonant end pulse width adjustment for seven-level waveforms: Analysis and execution," IET Power Electron., vol. 5, no. 1, pp. 22–30, Jan. 2012.

Author Profile:

INTERNATIONAL JOURNAL OF APPLIED SCIENCE ENGINEERING AND MANAGEMENT

ISSN 2454-9940

www.ijasem.org

Vol 19, Issue 3, 2025

Mr. Pranav Kumar Poondla, working as an Assistant Professor in Electrical and Electronics Engineering Department at ANNAMACHARYA INSTITUTE OF TECHNOLOGY AND SCIENCES, Hyderabad, India from 2021. He received M.Tech in Power Electronics from PACE Institute of Technology and Sciences, Ongole in 2016 and B.Tech in Electrical and Electronics Engineering from C.M.R. College of Engineering and Technology in 2007. He has 4 years of teaching experience in engineering college. He published a book on R Programming for Statistics: A Sophisticated Approach in 2025.

His areas of interests are Power Electronics, Control Systems, Electrical Circuits, Electric Vehicles, and Programming in Java, SQL Server and Oracle.

EMAIL ID: poondlapranavkumar86@gmail.com

Dr. U. Narender has Associate Professor in ELECTRICAL AND ELECTRONICS ENGINEERING at ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES, Hyderabad, India. Has 15 years of teaching experience in engineering colleges He has received his Ph.D. in Electrical Engineering From JJTU University in 2021 and M.Tech in power Electronics from CMR college of Engineering & Technology in 2010 and B.Tech in Electrical and Electronics Engineering from Sindhura Institute of Engineering & Technology in 2006.

Areas of interests are WOT (WEB of things), Artificial Intelligence, Cloud computing, Power Electronics, Control Systems, power systems and Electrical machines.

EMAIL ID: narendercmr1984@gmail.com
narender0866@yahoo.co.in

SCHOLAR DETAILS:

ERUGU RAJINIKANTH Completed B.Tech in Dept. of Electrical & Electronics Engineering from Vignan Institute of Technology& Science, Hyderabad, Telangana, India in the Year 2016. He has 1.6 years of IT experience in DevOps Support Engineer. Now He is pursuing M.Tech in Power Electronics in ANNAMACHARYA INSTITUTE OF TECHNOLOGY AND SCIENCES, Hyderabad, and Telangana, India.

EMAILID: rajinikanth.erugu999@gmail.com.